New Member FAQ | Forums | Earn Revenue


Resources Entrance Ask Experts Exam Papers Jobs English Projects Universities Colleges Courses Schools Training My India



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted Date: 15 Nov 2009      Posted By: Lavanya      Member Level: Silver

2009 Anna University Electronics and Control Engineering M.E DEGREE EXAMINATION JAN-2009. VL1601-DSP INTEGRATED CIRCUITS Question paper



Course: M.E Electronics and Control Engineering   University/board: Anna University




VL1601-DSP INTEGRATED CIRCUITS

Part-A (10*2=20 marks)

1.What is E-beam Mask?
2.Specify two Standard DSP’s used for Communication Purpose.
3.State Sampling Theorem.
4.Draw signal Flow Graph of y(n)=ay(n-1)+x(n).
5.List out the well known techniques for Linear Phase FIR Filter.
6.What is Round off Noise?
7.What s MACD Instructions?
8.Draw the Block Diagram Of Dual Ported Memory?
9. Draw the Block Diagram Of Parallel binary Multiplier?
10.What is the residue Number System?

Part-B(5*16=80 marks)

11.a Compare CMOS and Bipolar Technology.
(or)
b.Explain any one ASIC for digital signal processing in detail with its Architecture.

12.a.The transfer Function of a system is given by
H(z)=(1+z^-1)/(1-½z^-1)(1-z^-1+z^-2).
Realize the system in Cascade and Parallel Structure.
(or)
b.An 8 Point Sequence is given by x(n)={1,1,1,1,2,2,2,2}.Compute 8 point DFT of x(n) by radix-2 DIT-FFT.

13.a.For Analog T.F of Ha(s)=s+2/s²+2s+10 determine H(z) by
i) Impulse Invariant Transformation
ii) Bilinear Transformation
(or)

b.Explain the Procedure to Obtain the product quantization noise model of Second
Order IIR System.

14.a.Explain in Detail and Compare
i) Von Neumann Architecture
ii) Hardvard Architecture
iii) Modified Hardvard Architecture

(or)
b.Write the Steps involved in mapping DSP Algorithm to Hardware

15.a.Draw Layout of FFT Processor and Explain its Operation
(or)
b.What is DCT Processor?Explain its Algorithm which isFollowed in the Processor.













Return to question paper search

Next Question Paper: MANAGEMENT OF FINANCE, FACILITIES AND MATERIALS

Previous Question Paper: PRINCIPLES OF PERSONNEL MANAGEMENT

Related Question Papers:


  • CC 406 — HYDRAULICS AND HYDRAULIC MACHINERY


  • MA 1011 NUMERICAL METHODS


  • B.E./B.TECH.DEGREE EXAMINATION:ANTENNAS AND PROPAGATION


  • TELECOMMUNICATION SYSTEMS


  • CS 340-COMPUTER ARCHITECTURE -II


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.






    Contact Us   Advertise   Editors    Privacy Policy    Terms Of Use   

    AdSense Revenue Sharing sites

    ISC Technologies.
    2006 - 2009 All Rights Reserved.