New Member FAQ | Forums | Earn Revenue


Resources Entrance Ask Experts Exam Papers Jobs English Projects Universities Colleges Courses Schools Training My India



My Profile
Active Members
TodayLast 7 Days more...



Awards & Gifts
Online Exams

Fresher Jobs


Our fresher job section is exclusively for fresh graduates! Find jobs for freshers in major Indian cities including Bangalore, Chennai, Hyderabad, Pune or Kochi

Resources


Find educational articles, blogs, discussion threads and other resources.

Colleges


Find details about any college in India or search for courses.

website counter



Download Model question papers & previous years question papers

Posted Date: 19 Jul 2009      Posted By: guna      Member Level: Gold

2007 Basara University B.E Information Technology Microprocessor Question paper



Course: B.E Information Technology   University: Basara University




Date: 27-11-2007 Total Marks: 100
Time: 10.00a.m. To 1.00p.m.

Instructions: 1) Q.1 from section-1 and Q.5 from section-2 are compulsory.

2) Solve any two questions from Q.2, Q.3, and Q.4
3) Solve any two questions from Q.6, Q.7, and Q.8

SECTION-1

Q.1 a)State whether true/false. Justify (any five)[Marks 10=2*5]

1) POP D is data transfer of instruction.

2) ALE signal is required because higher order bus is multiplexed with data in 8085.

3) 'Opcode FetCh ’machine cycle is of 4t states for all instructions.

4) RST 4.5 pin causes microprocessor 8085 to go in to ‘WAIT’ state.

5) If register H=OOH, L=OIH, then by using DCX h instruction will set zero flag.

6) RST5 is a direct addressing mode type instruction.

b)Accumulator A contains 11H. What flags will be affected by executing following program excerpt?[Marks 4]

MVI B, 2BH
CMP B
HLT

c) Explain the function of READY signal of 8085 with timing diagram.[Marks 6]


Q.2 a) Explain the memory mapped I/O mode used in 8085. [Marks 6]

b) Explain the execution of the following instruction in each machine cycle.[Marks 9]

8085 H CC 9700 H

Q.3 a) Assume that the accumulator contents data bytes 88 hand instruction MOV C, A 4FH is fetched. List the steps decoding and executing the instruction.[Marks 8]

b) Explain the control and status signals of 8085.[Marks 5]



Q.4 a) Explain single stepping with diagram.[Marks 8]

b) Explain with timing diagram instruction of IN 82 H.[Marks 7]


SECTION-2

Q.5 a) with the help of 8279 block diagram explains display section of 8279. [Marks 8]

b) Interface ADC 0809 to the microprocessor with 8255 .Select input channel 2 for conversion.[Marks 7]



Q.6 a) Explains in detail synchronous transmission and synchronous receptors.[Marks 8]


b) With the help of block diagram explain successive approximation. [Marks 7]

Q.7 a) Explain the sequence of operations for DMA transfer using HOLD and HALD signal.[Marks 7]

b) Explain the following command word formats for 8279.[Marks 8]

1) Clear mode

2) Keyboard/display mode



Q.8 a) Draw and explain the block diagram for 8251.[Marks 8]

b) Draw the interfacing for ADC 0809 WITH 8085.[Marks 7]








Return to question paper search

Next Question Paper: Database structure

Previous Question Paper: Operating System

Related Question Papers:


  • Database structure


  • Database structure


  • Computer Organisation


  • Digital Communications


  • System Programming


  • Categories


    Submit Previous Years University Question Papers and make money from adsense revenue sharing program

    Are you preparing for a university examination? Download model question papers and practise before you write the exam.



    Advertise Here





    Contact Us   Advertise   Editors    Privacy Policy    Terms Of Use   

    ISC Technologies.
    2006 - 2009 All Rights Reserved.